




ElanSC400

Verification Board

Schematics

Table of Contents	
Page	1: H2.SCH
Page	2: H2SCKT.SCH
Page	3: H2SCKT.SCH
Page	4: DRBUF.SCH
Page	5: DRBUF.SCH
Page	6: DRBUF.SCH
Page	7: VICONN.SCH
Page	8: VICONN.SCH
Page	9: DATABUFF.SCH
Page	10: DATABUFF.SCH
Page	11: ISABUFF.SCH
Page	12: ISABUFF.SCH
Page	13: ISABUFF.SCH
Page	14: ISABUFF.SCH
Page	15: SUPERIO.SCH
Page	16: SUPERIO.SCH
Page	17: SUPERIO.SCH
Page	18: SUPERIO.SCH
Page	19: SUPERIO.SCH
Page	20: SUPERIO.SCH
Page	21: SUPERIO.SCH

- Rev 1.0:** Original design
- Rev 1.1:**
- Sh. 1.1:** Corrected CAD for ISA Bus connector.
- Rev 2.0:**
- Sh. 2:** Added 0.01uF & 0.001uF caps to ElanSC400 power planes.
- Sh. 3:** Removed RESET# from analyzer headers.
- Sh. 4:** Added RESET# to NI-1 & NI-2 connectors.
- Sh. 5:** Changed SW5 & SW6 from an Omron B3S1000 to a C&K KTL1P25M.
- Sh. 6:** Added GND to P17 for RESET#.
- Sh. 7:** Added VL device VDD & VEE controls to P20.
- Sh. 8:** Added VCC5 to P23.
- Sh. 9:** Changed RS1-RS7 to sets of 0 ohm resistors.
- Sh. 10:** Added KBDROM10 (BALE) to ISA connector P24 & P35.
- Sh. 11:** Added KBDROM10 (BALE) to ISA connector P24 & P35.
- Sh. 12:** Changed pull-ups on IOCHRDY, KBROW12 (MGS16#), & IOCS16# from VCC5 to VCC3.
- Sh. 13:** Changed pull-ups on POC1A card detects for slot A & slot B from VCC5 to VCC3.
- Sh. 14:** Added work-around for POC1A card detects for slot A & slot B from VCC5 to VCC3.
- Sh. 15:** Added pull-ups to VCC3 on STRB#, AFD7#, INITH#, & SLCTIN#.
- Sh. 16:** Added ROWID2 to U10.
- Sh. 17:** Changed P12 from an AMP right angle 749285-1 to an AMP vertical 750329-2.
- Sh. 18:** Changed circuit for PS1VBE to support VL-bus devices also.
- Sh. 19:** Changed position & pinout of p6 & p7 for power supply module.
- Sh. 20:** Added circuit for support of an external back-up battery.
- Added bulk caps for P5VOLT, P12VOLT, VCCCPU, VCCANL3, VEEP05, & VEENEG.



Elansc400

(C) Advanced Micro Devices, Inc.
2004 S. 1st Avenue Blvd.
Elansc400 Verification Board
AND Proprietary/All Rights Reserved

File

Elansc400 Verification Board

Size

Document Number

Rev

2.0


Date

Thursday, September 17, 1998

Sheet

2 of 21

Place these pads on the bottom of the board as close as possible to the appropriate pins on the package.







Table with 3 columns: Size, Document Number, and Date. Row 1: 4.0, 925320-01-25-I, Tuesday, September 17, 1996. Row 2: 3, of 21. Row 3: 5, of 21.

Advanced Micro Devices, Inc. (800) 222-9323
5204 E. Ben White Blvd.
Austin, TX 78741
AMD Proprietary/All Rights Reserved
Title: Elans400 Verification Board
Document Number: 925320-01-25-I
Date: Tuesday, September 17, 1996

Table with 3 columns: Size, Document Number, and Date. Row 1: 4.0, 925320-01-25-I, Tuesday, September 17, 1996. Row 2: 3, of 21. Row 3: 5, of 21.



H2 PIN STRAP

OPTIONS

- | | | | |
|---|---|-------------|---------------|
| 0 | 0 | x8 ROMCS0# | ROM Interface |
| 1 | 0 | x16 ROMCS0# | ROM Interface |
| 1 | 1 | x32 ROMCS0# | ROM Interface |

CFG2 Configuration



- ```
0 Enable ROMCS0# decode on the ROMCS0# pin.
1 Enable ROMCS0# decode to access PCMCIA socket A.
```

### CFG3 Configuration

- ```
0 Enable GPIO-CS(4:2) signals.
1 Enable SD buffer controls
```





CFG4 Configuration

- | | |
|---|---------------------------------|
| 0 | Disable Boundary Scan Function. |
| 1 | Enable Boundary Scan Function |



Port 680h Port 80h

NOTE:
Place the 680h displays before the 80h displays if possible. See diagram.



(C) Advanced Micro Devices, Inc.

5204 E. Ben White Blvd.
Austin, TX 78741
AMD Proprietary/All Rights Reserved

Title


Elan SC400 Verif

Size	Document Number
------	-----------------


XTAL.SCH

Date: Tuesday, September 17, 1996


DATE, received / received / received



3.3 Volt SIMMS Only



NOTE:
Using 4Mx4 DRAM in a 64MB system will exceed the loading requirements of the MWE# and MA signals. ElanSC400 will need to be programmed to support this configuration.




(C) Advanced Micro Devices, Inc. (800) 222-9323
5204 E. Ben White Blvd.
Austin, TX 78741
AMD Proprietary/All Rights Reserved

Title ElanSC400 Verification Board


Size	Document Number	Key
D0001.SCH		4.0

Date: Tuesday, September 17, 1996 Sheet 5 of 21




VLCFG1[1:0]:
Identifies availability and type of VL board
VLCFG2
The VL-Bus card will have a strong pullup on
VLCFG2 to disable the VEE and VDD supplies
when using the VL-Bus.


LBL2# may be used to put video controller in standby.









VLCFG2[2:0]:
Identifies availability and resolution of LCD



Edge of Board






 (C) Advanced Micro Devices, Inc. (800) 222-9323



5204 E. Ben White Blvd.
Austin, TX 78741

Title
ElanSC400 Verification Board


Size	Document Number DATABUFF.SCH	Rev 2.0
Date:	Tuesday, September 17, 1996	Sheet 7 of 21





* SEAM can only be used in the ROM-2 socket.




Edge of Board







PAL equations
SME# = /BSA20 * /BSA21 * /BSA22 * /BSA23 * /BSA24 * /BSA25 * /MEM#
SME# = /BSA20 * /BSA21 * /BSA22 * /BSA23 * /BSA24 * /BSA25 * /MEM#




ECLIPTEK 23EC2500ETT







ECLIPTEK 23EC2500ETT-8.00MHz-G




Rev 2.0



			(C) Advanced Micro Devices, Inc. 5204 E. Ben White Blvd. Austin, TX 78741 AMD Proprietary/All Rights Reserved			(800) 222-9323		
Title Elans400 Verification Board								
Size	Document Number		Key			Rev		
12 of 21	PCB.A.501		4.0			2.0		
Date	Tuesday, September 17, 1996		Sheet			21		
			4					







When PCMCIA Socket B is selected, PPOEN# and PPDWE# are tri-stated.

R8 and R148 are needed, to eliminate the possibility of data contention from the parallel port.

The group of Elans400 pins GPIO16-31 are available for the following functions: GPIO16-31, PCMCIA Slot B, or Parallel Port. Refer to the table below for JF32 settings for the listed functions.

Function	JF30
GPIO	NC
PCMCIA Slot B	3-4
Parallel Port	1-2







(C) Advanced Micro Devices, Inc. (800) 222-9323
5204 E. Ben White Blvd.
Austin, TX 78741
AMD Proprietary/All Rights Reserved

Title Elans400 Verification Board

Size	Document Number	Key
0.1uF	744ACT244	4.0

Date: Tuesday, September 17, 1996 Sheet 14 of 21






(C) Advanced Micro Devices, Inc. (800) 222-9923
5204 E. Ben White Blvd.
Austin, TX 78741
AMD Proprietary/All Rights Reserved










Title: Elans400 Verification Board

Size	Document Number	Key
16 of 21	DATA85J.SCH	4.0




Date: Tuesday, September 17, 1996 Sheet












* When turning off VCCISA5, make sure SCL is low to prevent current draw.











XVCC5EN#	XVCC3EN#	XEN1	XEN0	XVCCOUT	XVPPOUT
0	1	0	0	5V	0V
0	1	0	1	5V	5V
0	1	1	0	5V	5V
0	1	1	1	5V	5V
0	0	0	0	OFF	OFF



When a VL card is installed, VLCPG2 is pulled high to tristate the outputs of the VL3. CTENVDD & CTENVEE will then control VCCLCDx & VEEX.





(C) Advanced Micro Devices, Inc. (800) 222-9323

5204 E. Ben White Blvd.
Austin, TX 78741
AMD Proprietary/All Rights Reserved

Title
ElanSC400 Verification Board

Size	Document Number SYSPONER.SCH	Rev 2.0
Date:	Tuesday, September 17, 1996	Sheet 20 of 21

